



Who will design tomorrow's analog ICs: humans or AI-based synthesis?



Georges Gielen
ESAT-MICAS
KU Leuven, Belgium
gielen@kuleuven.be



Outline

- **Analog / mixed-signal IC design**
- ML-based analog circuit sizing
- ML-based analog layout synthesis
- Conclusions

Analog in a smart digital world

□ analog / mixed-signal is the interface between the physical world and the digital cyber world

consumer electronics

multimedia

industrial applications

biomedical

telecommunications

automotive

military/space

agriculture

[after Paul Gray - UC Berkeley]

KU LEUVEN

Georges Gielen – KU Leuven

3 of 40

Growing semiconductor business: up to 1 T\$...

Global Semiconductor Market

Size, by Component, 2022–2032 (USD Billion)

Year	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032
Size (USD Billion)	574.6	625.2	673.1	747.8	822.3	885.3	933.2	1,015.3	1,093.1	1,189.3	1,307.7

KU LEUVEN

Georges Gielen – KU Leuven

4 of 40

Automotive: ever better sensor interface ICs

□ largest added value in new cars is provided by electronics

navigation (GPS) and telecom




passive and active security (airbag, abs, asr, active suspension)




power electronics (engine control, power steering)



50 to 100 motors (windows, sunroof, airco, mirrors, seats...)




[Sacco JSSC 2020]



16.1 bit resolution
2nd/3rd-order noise shaping
highly-digital conversion
0.064 mm² in 0.18 mm CMOS

- comfort/multimedia
- active security
- assisted/autonomous driving

Biomedical: high-resolution e-skin readout




[COSMIC Lab – Univ of Genova]

□ local spatial processing:
complex receptive fields
→ texture recognition, slip detection...

Application: prosthetic/robotic hands

□ **readout of tactile sensors** → asynchronous/fast spatiotemporal encoding of stimuli → “spikes”





[Alea & Gielen – VLSI 2023]

Biomedical: closed-loop neural stimulation/recording

Application: closed-loop neural recording and stimulation


- project is targeting stroke patients




- 180 nm bulk CMOS
- 32-channel readout & stimulation
- lowest area per channel: 0.0018 mm²/ch
- low power: 4.51 μW/ch

Example biomedical: neural readout frontend

- time-based first-order incremental $\Delta\Sigma$ ADC
 - small area, good process scalability
 - large and variable offset cancellation






The cloud and the edge



Smart (neuromorphic) processing in the edge

- mimic the brain – exploit signal properties
 - purely event-driven, self-adaptive on signal activity
 - adaptive conversion / compressive sensing


event-based sampling




[Van Assche & Gielen
IEEE Tr. BioCAS 2020]

Neuromorphic information-driven edge computing

- efficient computing in the edge: less data, less energy, higher security, lower latency, more autonomy :




- event-driven level-crossing ADC for spiking sensor readout
- spiking neural network (SNN) for near-sensor classification
- SNN performance comparable to DNN but with lower energy/area footprint
- embedding unsupervised continual learning in the edge





[Van Assche, Safa & Gielen
Tr. BioCAS 2024]

Unsupervised continual learning in the edge

- **SNN with spike-timing-dependent plasticity (STDP)**
 - dataset collection and labeling at the edge is difficult
 - STDP step is local and works directly in the spike domain
 - compared to backprop, STDP leads to >3 orders less power
 - SNN-STD processor can learn with < 100μW! [Frenkel Tr. BioCAS 2019]



Continual learning in action



[Safa IEEE Tr. Neural Networks and Learning Systems 2022]

Low analog design productivity

□ still largely done manually

- long design cycles with high risk of design errors



□ high complexity in design :

- high-dimensional search space
- lack of abstraction
- unclear hierarchy
- sensitive to all parametric effects

→ problem of **limited analog design productivity and high risk !**

→ high NRE, long time to market, several respins

→ **need more & better automated analog design tools**



[Mentor Graphics]

How will we design tomorrow's A/MS chips ?

1) the heuristic-artistic way ?




[Pease Porridge]

2) today's tool-assisted / handcrafted way ?



[indiamart.com]

3) tomorrow's AI / ML-inspired synthesis/generation way ?




[studyiq.com]

Outline


- Analog/mixed-signal IC design
- **ML-based analog circuit sizing**
- ML-based analog layout synthesis
- Conclusions

Typical analog design flow




Analog design flow (2)

- flow repeated hierarchically for more complex blocks
 - behavioral at higher levels, moving towards transistor level at the bottom



Three waves of analog synthesis

- three different technological approaches



[Gielen & Rutenbar
Proceedings IEEE 2000]

Some famous example tools

AMGIE [Van der Plas - IEEE TCAD 2001]

LAYLA [Lampaert - Springer 1999]


ANACONDA [Phelps - IEEE TCAD 2000]

The diagram illustrates the ANACONDA optimization flow. It starts with a circuit schematic, which is processed by an 'Optimization Algorithm' block. This block interacts with a 'Circuit Simulator Such as Cadence' and a 'Surrogate Model'. The 'Circuit Simulator' provides 'Circuit Performance Such as Gain' to the 'Optimization Algorithm'. The 'Surrogate Model' provides 'Inductor Geometric Parameters such as W, L' to the 'Optimization Algorithm'. The 'Optimization Algorithm' also receives 'Area (1000 sq. grids)' as input. The final output is a 'Hand Design' (indicated by a green arrow) and a 'CAD' (indicated by a red arrow). The 'Hand Design' is shown as a circuit schematic, and the 'CAD' is shown as a physical layout.

KOAN/ANAGRAM 2 [Cohn - IEEE JSSC 1991]


Weakness: long CPU times + need for constraints

□ analog CAD tools beat human designers!!




□ but optimizers only give you exactly what you asked for

The rise of AI



Reinforcement learning with TD3

- ❑ actor & critic networks
- ❑ the actor network suggests sizes for the circuit
- ❑ a simulation is done for these sizes
- ❑ the critic network estimates expected value of future rewards
- ❑ the actor and critic networks are updated with past experiences at each step



[Ahmadzadeh & Gielen DAC 2024]


Reinforcement learning for analog circuit sizing

- state space:
 - list of current normalized performances
- action space:
 - W, L, R, C, ...
- Figure of Merit (Reward):

$$z_y = \frac{y - y^*}{y + y^*} \rightarrow r_y = \begin{cases} \min(z_y, 0), & y \in Y_L \\ -\max(z_y, 0), & y \in Y_U \end{cases} \rightarrow r_H = \sum_{y \in Y} r_y$$


$$o_t = \frac{t - t^*}{t + t^*} \rightarrow r_t = o_t \rightarrow r_T = \sum_{t \in T} r_t$$

$$FoM = \begin{cases} r_H - \alpha \times r_T, & \text{if } r_H < 0 \\ 0.3 - \beta \times r_T, & \text{if } r_H = 0 \end{cases}$$





Reinforcement learning with model rollouts

- apply Model-Based Policy Optimization (MBPO) to boost the RL sample efficiency
 - leverages an ensemble of probabilistic dynamic models to generate short rollouts branched from real data for a fast exploration of the design space
 - speeds up the learning process of the RL learning agent and improves its convergence
- efficiency gain:
 - up to ~3x fewer simulations and half the run time compared to model-free RL




[Ahmadzadeh & Gielen DAC 2024]




Multi-agent version for more complex circuits

- multi-agent RL (MARL) variant for complex circuits
- using global models for predicting the output of all sub-blocks




Example: data receiver circuit

- multi-agent version to deal with more complex circuits





Performance	Target	MATD3	MA-MBTD3
Frequency (GHz)	> 2.33	2.19	2.487
Differential Slew Rate (V/nsec)	> 6	6.8	7.3
RCV2 Gain	-	75	90
Total Current (mA)	-	6.8	4
Area ($\times 10^{-3} mm^2$)	-	3.1	2.3
FoM	-	1.52	1.94
#Simulations	-	8620	4598
Runtime (hours)	-	14.33	7.9



PVT-robustness ? Example: RobustAnalog

- fast PVT variation-aware analog circuit design
 - via multi-task reinforcement learning
 - uses DDPG algorithm with actor & critic
 - prunes task subset (selected PVT corners)
 - reaches optimized and robust design result more efficiently

[Shi & al. MLCAD 2022]



Outline

- Analog/mixed-signal IC design
- ML-based analog circuit sizing
- ML-based analog layout synthesis**
- Conclusions

Example layout synthesis: ALIGN

- turns sized netlist into layout


■ uses hierarchical decomposition towards layout primitives

■ respects geometric and electric constraints


■ combines algorithmic/template-driven techniques with machine learning models

□ e.g. fast feasibility predictor for placements using SVM or MLP models
- [Dhar IEEE Design & Test 2021]

[Dhar ASPDAC 2021]



Example: ALIGN-generated layouts




[Dhar IEEE Design & Test 2021]

Extract constraints: AnalogCreate



- self-learn design constraints from many existing industrial designs
 - no human in the loop
 - reuse mostly at subblock level
- transfer learning to :
 - different designs of the same circuits
 - other circuits




[Gielen ERC AnalogCreate]



Georges Gielen – KU Leuven

33 of 40

Constraint learning-and-transfer methodology



The diagram illustrates a methodology for learning and transferring constraints. It starts with three inputs: 'Netlist' (which goes through 'parsing' to a 'graph representation'), 'LVS Result', and 'Expert Layout' (which goes through 'constraint extraction'). These are combined and fed into a 'Generate' block. The 'Generate' block contains 'Power net condition', 'Intra-device symmetry condition', 'Inter-device symmetry condition', and 'Device configuration condition', along with an 'Alignment condition'. The output of 'Generate' is an 'Aggregate' block, which produces a 'Power net group', a 'Unified symmetry group with configuration', and an 'Alignment group with configuration'. These are then used to form a 'Symmetry Group' (shown as a circuit layout). A feedback loop labeled 'Feasible?' connects the 'Symmetry Group' back to the 'Generate' block. The final output is 'Learned Constraints'.

[Chen & Gielen DATE 2024 & TODAES 2025]

- constraint learning system
 - convert the expert design into a unified representation
 - learn constraints on the representation with generate-and-aggregate methodology




Georges Gielen – KU Leuven

34 of 40

Constraint learning-and-transfer methodology


- constraint transfer system
 - represent new designs with bipartite graphs and add embeddings on each node
 - match node embeddings with those in the learned constraint group




[Chen & Gielen DATE 2024]
[Chen & Gielen TODAES 2025]

Placement and routing constraints

Placement Constraint Types on Hierarchical AMS Circuits



Routing Constraint Types on Hierarchical AMS Circuits




[Chen & Gielen TODAES 2025]

Learning and transfer examples

- ☐ partial matching on OTA
- [Chen & Gielen DATE 2024 & TODAES 2025]

☐ learn symmetry constraints on an OTA

☐ transfer and complete the symmetry constraints on a telescopic OTA



Outline

- ☐ Analog/mixed-signal IC design
- ☐ ML-based analog circuit sizing
- ☐ ML-based analog layout synthesis
- ☐ **Conclusions**

Conclusions

- electronics are **ubiquitous** and **enable the digital transformation** in our society
 - **analog/mixed-signal chips** remain essential in a digital world

- CAD algorithms and tools are needed for the **efficient/automated design of chips**
 - use of AI/machine learning as effective algorithms
 - can handle complex circuits and PVT-robustness efficiently
 - can generate constraints for analog layout synthesis
 - early attempts to exploit generative AI are ongoing

Questions ?

Contact the presenter at :
gielen@kuleuven.be

